(Amended) A method of operation of a synchronous memory device, wherein the memory device includes an array of memory cells and a programmable register, the method of operation of the memory device comprises:

sampling a first operation code synchronously with respect to a transition of an external clock signal;

receiving a binary value synchronously with respect to the external clock signal, wherein the binary value is representative of a delay time to transpire before the memory device is to output data in response to a second operation code, wherein the second operation code specifies a read operation to the memory device; and

storing the binary value in the programmable register in response to the first operation code.

152. The method of claim 151 wherein the first operation code is included in a control register access request packet.

153. The method of claim 152 wherein the first operation code and the binary value are included in the same control register access request packet.

The method of claim 151 wherein the delay time is representative of a number of clock cycles of the external clock signal.

155. The method of claim 184 further including: receiving the second operation code; and

outputting the data, in response to the second operation code, after the number of clock cycles of the external clock signal transpire.

156. The method of claim 155 further including sampling address information synchronously with respect to the external clock signal.



The method of claim 156 wherein the address information and the second operation code are included in a read request packet.

receiving block size information, wherein the block size information is representative of an amount of data to be output; receiving the second operation code; and

outputting the amount of data, in response to the second operation code, after the delay time transpires.

159. (Amended) The method of claim 158 wherein the block size information further defines an amount of data to be input in response to a third operation code, wherein the third operation code specifies a write operation to the memory device, the method further including:

receiving the third operation code; and inputting the amount of data in response to the third operation code.

160. The method of claim 159 wherein the third operation code is included in a write request packet.

161. The method of claim 160 wherein the block size information and the third operation code are included in the same write request packet.

162. (Amended) The method of claim 181 further including: receiving the second operation code; and

outputting data in response to the second operation code, wherein the data is output synchronously with respect to consecutive rising and falling edge transitions of the external clock signal.



163. (Amended) The method of claim 151 wherein the first operation code is received during an initialization sequence after power is applied to the memory device.

164. (Twice Amended) A method of controlling a synchronous memory device by a controller, wherein the memory device includes an array of memory cells and a programmable register, the method of controlling the memory device comprises:

issuing a first operation code to the memory device, wherein the first operation code specifies an access of the programmable register in the memory device in order to store a binary value, wherein the binary value is representative of control information; and

providing the binary value to the memory device, wherein the memory device stores the binary value in the programmable register in response to the first operation code.

The method of claim 164 wherein the control information is representative of a number of clock cycles of an external clock signal to transpire before the memory device outputs data in response to a second operation code.

106. The method of claim 105 further including: issuing the second operation code to the memory device; and receiving data output by the memory device after the number of clock cycles of the external clock signal transpire.

167. The method of claim 166 further including providing address information to the memory device synchronously with respect to the external clock signal.

168. The method of claim 167 wherein the address information and the second operation code are included in a request packet.

,21

16

169. The method of claim 164 further including:

providing block size information to the memory device, wherein the block size information defines an amount of data to be output by the memory device in response to a second operation code;

issuing the second operation code to the memory device; and receiving the amount of data output by the memory device.

170. The method of claim 169 wherein the block size information further defines an amount of data to be input by the memory device in response to a third operation code, the method further including:

issuing the third operation code to the memory device; and providing the amount of data to the memory device.

171. The method of claim 164 wherein the first operation code and the binary value are included in a request packet.

(Amended) The method of claim 171 wherein the first operation code and the binary value are included in the same request packet.

2. A synchronous memory device including an array of memory cells, the synchronous memory device comprising:

- a clock receiver to receive an external clock signal;
- a plurality of input receivers to sample a first operation code synchronously with respect to a transition of the external clock signal; and
- a programmable register to store a binary value that is representative of control information, wherein the memory device stores the binary value in the programmable register in response to the first operation code.
- 34. (Twice Amended) The memory device of claim 173 wherein the control information is representative of a number of clock

· 5

cycles of the external clock signal to transpire before the memory device outputs data, and wherein the memory device outputs the data in response to a second operation code.

33 37. The memory device of claim 174 further including a plurality of output drivers to output the data, after the number of clock cycles of the external clock signal transpire, in response to the second operation code.

176. (Thrice Amended) The memory device of claim 173 further including a plurality of output drivers to output data in response to a second operation code, wherein the second operation code specifies a read operation, and wherein the plurality of output drivers output a first portion of the data synchronously with respect to a rising edge transition of the external clock signal and output a second portion of the data synchronously with respect to a falling edge transition of the external clock signal.

The memory device of claim 173 wherein the first operation code is included in a request packet.

(Amended) The memory device of claim 173 wherein the first operation code and the binary value are each included in a request packet.

The memory device of claim 178 wherein the first operation code and the binary value are included in the same request packet.

180. (Twice Amended) The memory device of claim 173 wherein the plurality of input receivers are operative to receive a second operation code, wherein the second operation code specifies a write operation to the memory device, and wherein the memory device

further includes additional input receivers to input data in response to the second operation code.

181. The method of claim 151 wherein the first operation code is sampled from an external bus.

The method of claim 181 wherein the external bus includes a plurality of signal lines, and wherein the binary value and the first operation code are multiplexed over the plurality of signal lines.

183. The method of claim 184 wherein the first operation code is issued to the memory device via an external bus.

194. The method of claim 193 wherein the external bus includes a plurality of signal lines, and wherein the binary value and the first operation code are multiplexed over the plurality of signal lines.

195. The memory device of claim 175 wherein the array of memory cells includes dynamic random access memory cells.

166. The memory device of claim 173 wherein the plurality of input receivers sample the first operation code from an external bus.

187. The memory device of claim 186 wherein the external bus includes a plurality of signal lines, and wherein the first operation code and the binary value are multiplexed over the plurality of signal lines.

108. The memory device of claim 187 wherein data, the first operation code and the binary value are multiplexed over the plurality of signal lines.

,43

199. The memory device of claim 173 further including a delay locked loop, coupled to the clock receiver, to generate an internal clock signal using the external clock signal.

0 k.

190. The memory device of claim 189 further including a plurality of output drivers, coupled to the delay locked loop, to output data in response to the internal clock signal, wherein the data is accessed from the memory array.

191. The memory device of claim 190 wherein the plurality of output drivers output a first portion of the data synchronously with respect to a rising edge transition of the external clock signal, and wherein the plurality of output drivers output a second portion of the data synchronously with respect to a falling edge transition of the external clock signal.

(Amended) The memory device of claim 191 wherein the programmable register is included in a plurality of programmable registers of the memory device, each register of the plurality of registers to store a corresponding binary value.

193. The method of claim 164 wherein the control information includes a device type identifier.

194. The method of claim 164 wherein the control information identifies a location of a defective portion of the array of memory cells.

195. The method of claim 194 wherein the control information identifies a range of addressable locations of the array of memory cells.

.196. The method of claim 164 wherein the control information

E

includes a device identification value to identify the memory device uniquely among a plurality of memory devices.

47

197. The memory device of claim 173 wherein the control information includes a device identifier.

198. The memory device of claim 173 wherein the control information identifies a location of a defective portion of the array of memory cells.

199. The memory device of claim 173 wherein the control information identifies a range of addressable locations of the array of memory cells.

The memory device of claim 173 wherein the control information includes a device identification value to identify the memory device uniquely among a plurality of memory devices.

201. The memory device of claim 173 further including a plurality of registers, wherein the programmable register is included in the plurality of registers, and wherein the plurality of registers further includes at least one of:

a first register to store a value that identifies the memory device uniquely among a plurality of memory devices;

a second register to store a value that identifies a range of addressable locations of the array of memory cells; and

a third register to store a value that identifies a location of a defective portion of the array of memory cells.